NHacker Next
  • new
  • past
  • show
  • ask
  • show
  • jobs
  • submit
DDR4 Sdram – Initialization, Training and Calibration (systemverilog.io)
MisterTea 1 hours ago [-]
From my understanding, memory training is/was a closely held secret of memory makers and EDA IP houses who sold memory controller IP to all the chip vendors. This in turn makes fully open motherboard firmware almost impossible as no one can write code for memory training to bring up the chip. That piece of code has to be loaded as a blob - if you can get the blob.
varispeed 5 minutes ago [-]
> as no one can write code for memory training to bring up the chip

Surely someone can do it, but it's probably too niche to do. The licensing fee is probably cheaper than corporation spinning the board and reverse engineer it and for hobbyists lower tier memory likely was fine.

That said given that such technology has become so much more accessible (you can certainly create FPGA board and wire it up to DDR4 using free tools and then get board made in China), it's probably a matter of time someone will figure this out.

Joel_Mckay 23 minutes ago [-]
It is usually the IP licensing, as spinning a board isn't always complex.

Note, it is actually easier to profile a known dram chip set bonded to the PCB. A lot of products already do this like phones, tablets, and thin laptops.

Where as SSD drives being a wear item, should be removable by end users. =3

brcmthrowaway 1 hours ago [-]
Why do we need training?
juancn 16 minutes ago [-]
Imprecision in manufacturing (adjust resistor values), different trace lengths (speed of light differences for parallel signals), etc... it's in the article.
adrian_b 11 minutes ago [-]
A large section of the article is dedicated to the answer for this question.
nvme0n1p1 1 hours ago [-]
Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact
Rendered at 20:55:26 GMT+0000 (Coordinated Universal Time) with Vercel.